Loading…
The attendees list includes all authors (even thought they may not be attending), speakers, artists, etc. 

View the full conference website here:
IEEE Cluster 2013 Conference
Wednesday, September 25 • 2:00pm - 2:25pm
A Parallel Optimization Method for Stencil Computation on the Domain that is Bigger than Memory Capacity of GPUs

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

The problem size of the stencil computation on GPU cluster is limited by the memory capacity GPUs, which is typically smaller than that of host memories. This paper proposes and evaluates parallel optimization method for stencil computation to achieve scalability, larger problem size than the memory capacity of GPUs and high performance. It uses 2D decomposition to achieve scalability over GPUs. Then it enables bigger sub-domain on each GPU to achieve bigger problem size. It applies temporal blocking method to improve memory access locality of stencil computation and reuses former result to solve redundant problem to get higher performance. Evaluation of stencil simulation on 3D domain shows that our new method for 7-point and 19-point on GPUs achieves good scalability which is 1.45 times and 1.72 times better than other methods on average.


Wednesday September 25, 2013 2:00pm - 2:25pm EDT
08th Floor - Circle City 08 (Hilton) 120 W. Market St, Indianapolis, IN

Attendees (0)